

# MX·COM, INC. MiXed Signal ICs

DATA BULLETIN

# Digitally Controlled Analog I/O Processor

## PRELIMINARY INFORMATION

## Features

- 4 input intelligent 10 bit A/D monitoring subsystem
  - 4 High and 4 Low Comparators External IRQ Generator Free Running Operation
- Three 8/10 bit DACs
- Two Variable Attenuators
- Selectable A/D Clock Frequencies
- Full Control via 4-wire Serial Interface
- Low Power 3.0 Operation

### **Applications**

- PCS, Cellular, LMR, Wireless Transceivers, and General Purpose
- Monitor and Control: RSSI, Battery State, Temperature, VSWR, and Error Voltages
- Digital Trim and Calibration: VCOs, TCXO, Power Output, Bias, Current, IF Gain, Deviation, Modulation Depth, and Baseband Gain



The MX839 is a low power CMOS µC peripheral device which provides digitally controlled calibration, trimming, and monitoring functions for PCS, cellular, LMR, wireless transceivers, and general purpose applications.

Featuring a four input intelligent 10 bit A/D monitoring subsystem, an interrupt generator, three 8/10 bit DACs, and two variable attenuator functions, the MX839 automatically monitors, produces, and trims up to nine analog signals via a simple four wire serial control bus. The free running A/D intelligent monitoring subsystem includes independent high and low limit comparators for each of four analog input signals which can be configured to generate external µC interrupts.

The MX839's high level of integration reduces end product parts count, component size, and software complexity. MX839 digital trimming functions also reduce manufacturing costs by eliminating manual trimming operations.

Featuring an operating range of 3.0V to 5.5V the MX839 is available in 24-pin SSOP (MX839DS), 24-pin SOIC (MX839DW), and 24-pin PDIP (MX839P) packages.

## CONTENTS

Se	ectio	n Pa	ge
1	Blo	ck Diagram	3
2	Sig	nal List	4
3	Exte	ernal Components	5
4	Ger	neral Description	6
	4.1	Variable Attenuators	6
	4.2	Digital to Analog Converters	6
	4.3	Analog to Digital Converter and A/D Clock Generator	6
	4.4	Magnitude Comparators and Interrupt Request	7
	4.5	Software Description	7
	4.6	Read Only Registers (8-Bit and 16-Bit)	9
	4.7	Write Only Register Description	9
	4.8	Read Only Register Description	13
5	Арр	plication	13
	5.1	C-Bus Clock	13
6	Per	formance Specification	14
	6.1	Electrical Performance	14
	6.2	Packaging	19

MX•COM, Inc. reserves the right to change specifications at any time and without notice.

### 1 Block Diagram



Figure 1: Block Diagram

## 2 Signal List

Pin No.	Name	Туре	Description						
1	XTAL	output	The output of the on-chip oscillator inverter.						
2	XTAL/CLOCK	input	The input to the on-chip oscillator inverter, for external Xtal circuit or clock.						
3	SERIAL CLOCK	input	The 'C-BUS' serial clock input. This clock, produced by the $\mu$ C, is used for transfer timing of commands and data to and from the device. See Figure 5.						
4	COMMAND DATA	input	The 'C-BUS' serial data input from the $\mu$ C. Data is loaded into this device in 8-bit bytes, MSB (B7) first, and LSB (B0) last, synchronized to the SERIAL CLOCK. See Figure 5.						
5	REPLY DATA	output	The 'C-BUS' serial data output to the $\mu$ C. The transmission of REPLY DATA bytes is synchronized to the SERIAL CLOCK under the control of the $\overline{CS}$ input. This tri-state output is held at high impedance when not sending data to the $\mu$ C. See Figure 5.						
6	CS	input	The 'C-BUS' data loading control function. This input is provided by the $\mu$ C. Data transfer sequences are initiated, completed or aborted by the $\overline{CS}$ signal. See Figure 5.						
7	IRQ	output	This output indicates an interrupt condition to the $\mu$ C by going to a logic '0'. This is a 'wire-ORable' output, enabling the connection of up to 8 peripherals to 1 interrupt port on the $\mu$ C. This pin has a low impedance pulldown to logic '0' when active and a high-impedance when inactive. An external pullup resistor is required.						
			The conditions that cause interrupts are indicated in the IRQ FLAG register and are effective if not disabled.						
8	A/DIN1	input	Analog to digital converter input 1 (A/D1)						
9	A/DIN2	input	Analog to digital converter input 2 (A/D2)						
10	A/DIN3	input	Analog to digital converter input 3 (A/D3)						
11	A/DIN4	input	Analog to digital converter input 4 (A/D4)						
12	V <sub>SS</sub>	power	Negative supply (ground) for both analog and digital supplies.						
13	V <sub>BIAS</sub>	output	An analog bias line for the internal circuitry, held at $AV_{DD}/2$ . This pin must be bypassed by a capacitor mounted close to the device pins.						
14	N/C		No internal connection. Do not make any connection to this pin.						
15	DACOUT1	output	Digital to analog converter No. 1 output (DAC1)						
16	DACOUT2	output	Digital to analog converter No. 2 output (DAC2)						
17	DACOUT3	output	Digital to analog converter No. 3 output (DAC3)						
18	N/C		No internal connection. Do not make any connection to this pin.						
19	AV <sub>DD</sub>	power	Positive analog supply. Analog levels and voltages are dependent upon this supply. This pin should be bypassed to $V_{\rm SS}$ by a capacitor.						
20	MOD1 IN	input	Input to MOD1 variable attenuator.						
21	MOD2 IN	input	Input to MOD2 variable attenuator.						
22	MOD1	output	Output of MOD1 variable attenuator.						
23	MOD2	output	Output of MOD2 variable attenuator.						
24	DV <sub>DD</sub>	power	Positive digital supply. Digital levels and voltages are dependent upon this supply. This pin should be bypassed to $V_{SS}$ by a capacitor.						

### 3 External Components



Figure 2: Recommended External Components

R1		$1M\Omega$	±5%	]	C4	Note 1	0.1µF	±20%
R2		22k $\Omega$	±10%		C5		0.1µF	±20%
R3	Note 1	10Ω	±10%		C6	Note 1	10.0µF	±20%
C1		22pF	±20%					
C2		22pF	±20%					
C3		0.1µF	±20%		X1	Note 2, 3		±100ppm

**Table 1: Recommended External Components** 

#### Notes:

- 1. These values should be determined in regard to the amount of supply filtering required for D/A outputs.
- If an external clock is to be used, then it should be connected to Pin 2 and the components C1, C2, R1, and X1 omitted. The ADC clock frequency is derived from the crystal or external clock by means of internal programmable dividers. See Section 6 for details of crystal or external clock frequency range.
- For best results, a crystal oscillator design should drive the clock inverter input with signal levels of at least 40% of V<sub>DD</sub>, peak to peak. Tuning fork crystals generally cannot meet this requirement. To obtain crystal oscillator design assistance, consult your crystal manufacturer.

### 4 General Description

The device comprises four groups of related functions: variable attenuators, digital to analog converters, a multiplexed analog to digital converter with multiplexer, clock generator and four 8-bit magnitude comparators with variable reference levels. These functions are all controlled by the 'C-BUS' serial interface and are described below:

#### 4.1 Variable Attenuators

The two variable attenuators have a range of 0 to -12dB and 0 to -6dB respectively and may be controlled independently.

### 4.2 Digital to Analog Converters

Three DACs are provided with default resolutions of 8 bits, which are defined at the initial chip reset. In this mode the 'C-BUS' data is transferred in a single byte. An option is provided to define any one or more of the DAC resolutions to be 10 bits, then the DAC requires the transfer of two 'C-BUS' data bytes.

The upper and lower DAC reference voltages are defined internally as  $AV_{DD}$  and  $V_{SS}$  respectively. The output voltage is expressed as:

$$V_{OUT} = AV_{DD} x (DATA / 2^n)$$
 [Volts]

Where, n is the DAC resolution (8 or 10 bits) and DATA is the decimal value of the input code. For example: n = 8 and binary code = 11111111 therefore DATA = 255

$$V_{OUT} = AV_{DD} x (255 / 256)$$
 [Volts]

Any one of the three DAC input latches might be loaded by sending an address/command byte followed by one or two data bytes to the 'C-BUS' interface. The data is then latched and the static voltage is updated at the appropriate output.

When a DAC is disabled, its output is defined as open-circuit.

#### 4.3 Analog to Digital Converter and A/D Clock Generator

A single successive approximation A/D is provided with four multiplexed inputs. After a general reset command \$01, the A/D converter subsystem is disabled. To start conversions the Clock Control (\$D0) and A/D control (\$D7) registers must be written (refer to Tables 2,6, and 8). Please note that A/D channel 1 must be active for any other channel to work. Also note that A/D control register bit 5 ( $\overline{READ}$ ) should be set low prior to issuing a 'READ A/D DATA x' command to disable conversions so the data being read does not change during the read which could otherwise result in erroneous data being read. To re-enable conversions the A/D control register bit 5 ( $\overline{READ}$ ) bit must be set back high.

The internal A/D clock frequency ( $f_{A/D\_CLK}$ ) is generated with a programmable clock generator. Users have flexible control of this clock signal via the Clock Control Register (\$D0), DIVIDER set per Table 6, and the choice of an external system clock signal or a dedicated crystal.  $f_{A/D\_CLK}$  should be chosen not to exceed 1MHz.

Since the typical application is for monitoring slowly changing control voltages, a Sample and Hold circuit is not included at the input of the A/D. Thus, for the analog to digital conversion to be accurate, the input signal should not change significantly during the conversion time. For 'n-bit' accuracy (with a maximum error of 1LSB) the maximum signal 'linear rate of change,' 'S,' is defined by:

$$S = \frac{AV_{DD} f_{A/D\_CLK}}{2^{n} 1000 (n+2)}$$
 [mV/µS]

where: n is the number of bits of accuracy with a maximum error of 1 LSB

where:  $f_{A/D\_CLK} = \frac{f_{XTAL}}{DIVIDER}$ , DIVIDER is selected per Table 6.

For Example: The most significant bits (n) of accuracy.

For (n = 6) bit accuracy with AV<sub>DD</sub>=5V and  $f_{A/D\_CLK}$  = 1MHz

S = 9.77 [mV/μS]

For (n = 8) bit accuracy with AV<sub>DD</sub>=5V and  $f_{A/D\_CLK}$  = 1MHz

S = 1.95 [mV/μS]

For (n = 10) bit accuracy with AV<sub>DD</sub>=3.3V and  $f_{A/D\_CLK}$  = 1MHz

$$S = 0.27 [mV/\mu S]$$

The input signal should therefore be band limited to ensure the maximum signal 'linear rate of change' is not exceeded for the desired accuracy.

After enabling conversions the user must allow time for all enabled channels to be digitized before reading the results via the 'C-BUS'. The minimum required time to wait is:

$$T_{CONV\_MAX} = \frac{(10+2) \text{ 'Number of Enabled Inputs'}}{f_{A/D\_CLK}}$$
 [Second

Upon disabling conversions the data for the most recent conversion completed for each channel will be available via the 'C-BUS' commands 'READ A/D DATA x' (addresses \$DC, \$DD, \$DE, \$DF) for input channels 1 through 4 respectively. Do not forget to re-enable conversions by setting A/D control register bit 5, the READ bit, back high after reading the desired A/D results. Note that the Magnitude Comparators (see section 4.4) can be configured to monitor the A/D channel data in order to minimize the software burden of continuously reading the A/D channel data. It is not recommended to issue 'READ A/D DATA x' commands without first setting A/D control register bit 5, the READ bit, low.

An Example C-BUS transaction to do a conversion and read of A/D Channel 1:

HEX ADDRESS/ COMMAND	WRITE DATA BYTE 1	READ DATA BYTE 1	READ DATA BYTE 2	COMMENT
\$01	N/A	N/A	N/A	Reset Device
\$D0	\$03	N/A	N/A	Set $f_{A/D\_CLK}$ DIVIDER = 4
\$D7	\$70	N/A	N/A	Enable conversion on A/D Channel 1
\$D7	\$50	N/A	N/A	Disable conversions after waiting T <sub>CONV_MAX</sub>
\$DC	N/A	XXXXXXXX	000000xx	Read A/D Channel 1 Data
\$D7	\$70	N/A	N/A	Re-enable conversion on A/D Channel 1

#### Magnitude Comparators and Interrupt Request 4.4

High and low digital comparator reference levels are provided for the four digital magnitude comparators via the 'C-BUS' interface. The digital input to the comparators is provided by the most significant 8 data bits of each A/D channel When the sampled data falls outside the high or low digital comparator reference levels the status register is updated and

the IRQ pin is pulled low. When a reference level is set to '0', its IRQ is disabled.

#### Software Description 4.5

#### 4.5.1 Address/Commands

Instructions and Data are transferred via the 'C-BUS' in accordance with the timing information provided in Figure 5. Instruction and data transactions to and from the FX839 consist of an Address/Command byte followed by either:

- (i) a control or DAC data write (1 or 2 bytes) or,
- (ii) a status or A/D data read (1 or 2 bytes)

nds]

#### 4.5.2 Write Only Register (8-Bit and 16-Bit)

HEX ADDRESS/	REGISTER NAME	BIT 7 (D7)	BIT 6 (D6)	BIT 5 (D5)	BIT 4 (D4)	BIT 3 (D3)	BIT 2 (D2)	BIT 1 (D1)	BIT 0 (D0)
COMMAN D			<b>X</b> - <b>y</b>						
\$01	RESET	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A
	CLOCK							DIVIDER	
\$D0	CONTROL	0	0	0	0	0	BIT 2	BIT 1	BIT 0
	VARIABLE			MOD1			MOD1	•	
\$D2	ATTENUATOR (1)	0	0	ENABLE	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
	VARIABLE			MOD2			MOD2		
	ATTENUATOR (2)	0	0	ENABLE	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
	DAC	NBIT	NBIT	NBIT		DAC1	DAC2	DAC3	
\$D3	CONTROL	DAC1	DAC2	DAC3	0	ENABLE	ENABLE	ENABLE	0
	DAC1 DATA								
\$D4	(1)	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
	*See Note 1								
	(2)	0	0	0	0	0	0	BIT 9	BIT 8
	DAC2 DATA								
\$D5	(1)	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
	*See Note 1		_		_		_		
	(2)		0	0	0	0	0	BIL 9	BII 8
<b>*D</b> 0	DAC3 DATA								
\$D6	(1) *Os a Nata 4	BII /	BII 6	BII 5	BII 4	BIT 3	BIT 2	BII 1	BII 0
		0	0	0	0	0	0	BITO	
		0	0	0					ыто
\$D7	CONTROL	0	1						0
ψυ τ		0		READ					0
<b>#D</b> 0	MAG COMP ONE								
\$D8	LEVELS (1)	BII /	BII 6						BII 0
		BII /	BILO					-	BILO
¢DO									
<u>Ф</u> D9			DIIO						DITU
			DIT 6						
			DILO						DITU
\$04		BIT 7	BITE						BIT O
φυΑ			סוום						
		BIT 7	BITE						BITO
			0110						
\$DB		BIT 7	BITE			BIT 2			BIT 0
טטע			0110					=	
		BIT 7	BITE			BIT 2			
	LEVELS (2)		0110	010	0114	5110			

#### Table 2: Write Only Register (8-Bit and 16-Bit)

#### Note

1. A second byte is expected by the 'C-BUS' interface only when the 'NBIT DAC*n*' bit of the 'DAC Control Register' is set high. Otherwise, the data transfer is a single byte (Bit 7 to Bit 0).

### 4.6 Read Only Registers (8-Bit and 16-Bit)

HEX ADDRESS/ COMMAND	REGISTER NAME	BIT 7 (D7)	BIT 6 (D6)	BIT 5 (D5)	BIT 4 (D4)	BIT 3 (D3)	BIT 2 (D2)	BIT 1 (D1)	BIT 0 (D0)
\$D1	IRQ FLAGS	HIRQF 4	LIRQF 4	HIRQF 3	LIRQF 3	HIRQF 2	LIRQF 2	HIRQF 1	LIRQF 1
\$DC	A/D DATA1 (1)	BIT 7	BIT 6	BIT 5	5 BIT 4 BIT 3		BIT 2	BIT 1	BIT 0
	(2)	0	0	0	0	0	0	BIT 9	BIT 8
\$DD	A/D DATA2 (1)	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
	(2)	0	0	0	0	0	0	BIT 9	BIT 8
\$DE	A/D DATA3 (1)	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
	(2)	0	0	0	0	0	0	BIT 9	BIT 8
\$DF	A/D DATA4 (1)	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
	(2)	0	0	0	0	0	0	BIT 9	BIT 8

#### Table 3: Read Only Registers (8-Bit and 16-Bit)

#### 4.7 Write Only Register Description

#### 4.7.1 RESET Register (Hex Address \$01)

The reset command has no data attached to it. It sets the device registers into the specific states listed below:

REGISTER NAME		BIT 7 (D7)	BIT 6 (D6)	BIT 5 (D5)	BIT 4 (D4)	BIT 3 (D3)	BIT 2 (D2)	BIT 1 (D1)	BIT 0 (D0)
CLOCK CONTROL		0	0	0	0	0	0	0	0
DAC CONTROL		0	0	0	0	0	0	0	0
DAC1 DATA <sup>1</sup>		0	0	0	0	0	0	0	0
DAC2 DATA <sup>1</sup>		0	0	0	0	0	0	0	0
DAC3 DATA <sup>1</sup>		0	0	0	0	0	0	0	0
A/D CONTROL		0	0	0	0	0	0	0	0
VARIABLE ATTENUATOR	0	0	0	0	0	0	0	0	
	(2)	0	0	0	0	0	0	0	0
MAG COMP ONE LEVELS	(1)	0	0	0	0	0	0	0	0
	(2)	0	0	0	0	0	0	0	0
MAG COMP TWO LEVELS	(1)	0	0	0	0	0	0	0	0
	(2)	0	0	0	0	0	0	0	0
MAG COMP THREE LEVELS	(1)	0	0	0	0	0	0	0	0
	(2)	0	0	0	0	0	0	0	0
MAG COMP FOUR LEVELS	(1)	0	0	0	0	0	0	0	0
	(2)	0	0	0	0	0	0	0	0

#### Table 4: RESET Register (Hex Address \$01)

#### Note

1. Default resolution is defined as 8-Bits.

#### 4.7.2 CLOCK CONTROL Register (Hex Address \$D0)

This register controls the A/D clock divide ratio:

Bits 7 to 3	Reserved for future use. These bits should be set to '0'.
DIVIDER (Bit 2 - Bit 0)	The Xtal input clock divide ratio, which sets the A/D sample clock frequency, is defined in the following table.

#### Table 5: CLOCK CONTROL Register (Hex Address \$D0)

Bit 2	Bit 1	Bit 0	Function
0	0	0	Powersave
0	0	1	÷1
0	1	0	÷2
0	1	1	÷4
1	0	0	÷8
1	0	1	÷16
1	1	0	÷32
1	1	1	÷64

Table 6: DIVIDER (Bit 2 - Bit 0)

#### 4.7.3 VARIABLE ATTENUATOR Register (Hex address \$D2)

This is a 16-bit register. Byte (1) is sent first. Bits 0 - 5 of the first byte in this register are used to enable and set the attenuation of the Modulator 1 amplifier. Bits 0 - 5 of the second byte in this register are used to enable and set the attenuation of the Modulator 2 amplifier. See Table 7.

5	4	3	2	1	0	Mod. 1 Attenuation	]	5	4	3	2	1	0	Mod. 2 Attenuation
0	Х	Х	Х	Х	Х	Disabled (V <sub>BIAS</sub> )		0	Х	Х	Х	Х	Х	Disabled (V <sub>BIAS</sub> )
1	0	0	0	0	0	>40dB		1	0	0	0	0	0	>40dB
1	0	0	0	0	1	12.0dB		1	0	0	0	0	1	6.0dB
1	0	0	0	1	0	11.6dB	1	1	0	0	0	1	0	5.8dB
1	0	0	0	1	1	11.2dB	1	1	0	0	0	1	1	5.6dB
1	0	0	1	0	0	10.8dB		1	0	0	1	0	0	5.4dB
1	0	0	1	0	1	10.4dB		1	0	0	1	0	1	5.2dB
1	0	0	1	1	0	10.0dB		1	0	0	1	1	0	5.0dB
1	0	0	1	1	1	9.6dB		1	0	0	1	1	1	4.8dB
1	0	1	0	0	0	9.2dB		1	0	1	0	0	0	4.6dB
1	0	1	0	0	1	8.8dB		1	0	1	0	0	1	4.4dB
1	0	1	0	1	0	8.4dB		1	0	1	0	1	0	4.2dB
1	0	1	0	1	1	8.0dB		1	0	1	0	1	1	4.0dB
1	0	1	1	0	0	7.6dB		1	0	1	1	0	0	3.8dB
1	0	1	1	0	1	7.2dB		1	0	1	1	0	1	3.6dB
1	0	1	1	1	0	6.8dB		1	0	1	1	1	0	3.4dB
1	0	1	1	1	1	6.4dB		1	0	1	1	1	1	3.2dB
1	1	0	0	0	0	6.0dB		1	1	0	0	0	0	3.0dB
1	1	0	0	0	1	5.6dB		1	1	0	0	0	1	2.8dB
1	1	0	0	1	0	5.2dB		1	1	0	0	1	0	2.6dB
1	1	0	0	1	1	4.8dB		1	1	0	0	1	1	2.4dB
1	1	0	1	0	0	4.4dB		1	1	0	1	0	0	2.2dB
1	1	0	1	0	1	4.0dB	-	1	1	0	1	0	1	2.0dB
1	1	0	1	1	0	3.6dB		1	1	0	1	1	0	1.8dB
1	1	0	1	1	1	3.2dB		1	1	0	1	1	1	1.6dB
1	1	1	0	0	0	2.8dB		1	1	1	0	0	0	1.4dB
1	1	1	0	0	1	2.4dB		1	1	1	0	0	1	1.2dB
1	1	1	0	1	0	2.0dB		1	1	1	0	1	0	1.0dB
1	1	1	0	1	1	1.6dB	l	1	1	1	0	1	1	0.8dB
1	1	1	1	0	0	1.2dB	l	1	1	1	1	0	0	0.6dB
1	1	1	1	0	1	0.8dB	l	1	1	1	1	0	1	0.4dB
1	1	1	1	1	0	0.4dB		1	1	1	1	1	0	0.2dB
1	1	1	1	1	1	0dB		1	1	1	1	1	1	0dB
X =	= doi	n't C	are	_										
		EN/		E		When this bit is '1' the I	MO	D1 a	atten	uato	or is	ena	bled	•
	τ Ο,	IIISI	. byt	e)		When this bit is '0' the I	MO	D1 a	atten	uato	or is	disa	bled	l (i.e. powersaved).
MC	MOD2 ENABLE					When this bit is '1' the I	MO	D2 a	atten	uato	or is	ena	bled	
(Bi	it 5,	sec	ond	byt	e)	When this bit is '0' the I	MO	D2 a	atten	uato	or is	disa	bled	l (i.e. powersaved).
(Bits 7 and 6, first and second bytes)						Reserved for future use	e. T	hes	e sh	oulc	d be	set	to '0'	

#### Table 7: VARIABLE ATTENUATOR Register (Hex address \$D2)

#### 4.7.4 DAC CONTROL Register (Hex address \$D3)

This register controls the resolution and the number of enabled DAC outputs:

NBIT DAC1 (Bit 7) NBIT DAC2 (Bit 6) NBIT DAC3 (Bit 5)	These bits define the input resolutions for each of the four DACs. When 'NBIT DAC <i>n</i> ' is '0' the resolution of DAC <i>n</i> is 8-Bits. When 'NBIT DAC <i>n</i> is '1' the resolution of DAC <i>n</i> is 10-Bits.
(Bit 4)	Reserved for future use. This bit should be set to '0'.
DAC1 ENABLE (Bit 3) DAC2 ENABLE (Bit 2) DAC3 ENABLE (Bit 1)	These bits allow any one or more of the three DACs to be powered up. When '0' the DAC <i>n</i> is powered down and the output is high impedance. When '1' the DAC is powered on and the output voltage is defined by the DAC Data Registers.
(Bit 0)	Reserved for future use. This bit should be set to '0'.

#### 4.7.5 DAC1 DATA Register (Hex Address \$D4)

#### 4.7.6 DAC2 DATA Register (Hex Address \$D5)

#### 4.7.7 DAC3 DATA Register (Hex Address \$D6)

The data in these three registers sets the analog voltage at the output of DAC1, DAC2 and DAC3. This data will consist of one or two bytes depending on the defined input resolution that is set by bits 7, 6 and 5 of the DAC Control Register. When operating with 10-bit resolution Bit 7 to Bit 2 of the DACn DATA Register second data byte must be set to "0".

#### 4.7.8 A/D CONTROL Register (Hex Address \$D7)

This register sets which channels are active and enables conversion mode or read mode.

(Bit 7)	Reserved for future use. This bit should be set to '0'.
(Bit 6)	Reserved for future use. This bit should be set to '1'.
READ (Bit 5)	When this bit is set to '1' all active channels are continuously sampled and the latest converted data stored for each channel. When this bit is set to '0' all conversions are stopped so that they may be read.
A/D1 ACTIVE (Bit 4) A/D2 ACTIVE (Bit 3) A/D3 ACTIVE (Bit 2) A/D4 ACTIVE (Bit 1)	These bits allow any one or more of the four A/D input channels to be enabled. When '0' the A/DIN <i>n</i> input voltage is not converted. When '1' the A/DIN <i>n</i> input is defined as active and the input voltage is converted. A/D1 must be active for any other channel to be active.
(Bit 0)	Reserved for future use. This bit should be set to '0'.

#### Table 8: A/D CONTROL Register (Hex Address \$D7)

#### 4.7.9 MAG COMP ONE LEVELS (Hex Address \$D8)

#### 4.7.10 MAG COMP TWO LEVELS (Hex Address \$D9)

#### 4.7.11 MAG COMP THREE LEVELS (Hex Address \$DA)

#### 4.7.12 MAG COMP FOUR LEVELS (Hex Address \$DB)

Each address controls the relevant numbered A/D magnitude comparator.

The first byte, transmitted with the most significant bit first, sets the magnitude comparator upper reference level and the second byte sets the magnitude comparator lower reference level.

When a reference level's value is set to '0' its IRQ is disabled.

In general, if a reference level's value is R (unsigned decimal value of data byte)

$$V_{\text{REF}} = AV_{\text{DD}} \times \frac{R}{256}$$
 [Volts]

### 4.8 Read Only Register Description

#### 4.8.1 IRQ FLAGS Register (Hex Address \$D1)

HIRQF1 (Bit 1) HIRQF2 (Bit 3) HIRQF3 (Bit 5) HIRQF4 (Bit 7)	These bits are set if the relevant digital magnitude comparator input exceeds its upper reference level. These bits are reset to '0' immediately after reading the IRQ FLAGS register. When any of these bits are set, an interrupt will be generated if the relevant reference level is not zero.
LIRQF1 (Bit 0) LIRQF2 (Bit 2) LIRQF3 (Bit 4) LIRQF4 (Bit 6)	These bits are set if the relevant digital magnitude comparator input falls below its lower reference level. These bits are reset to '0' immediately after reading the IRQ FLAGS register. When any of these bits are set, an interrupt will be generated if the relevant reference level is not zero.

#### Table 9: IRQ FLAGS Register (Hex Address \$D1)

#### 4.8.2 A/D DATA1 Register (Hex Address \$DC)

#### 4.8.3 A/D DATA2 Register (Hex Address \$DD)

#### 4.8.4 A/D DATA3 Register (Hex Address \$DE)

#### 4.8.5 A/D DATA4 Register (Hex Address \$DF)

This data will consist of two bytes each. Bit 7 to Bit 2 of the second data byte will be set to '0'. Bits 0-7 of the first byte are the lease significant 8 bits while Bits 0-1 of the second byte are the most significant 2 bits of the 10 bit conversion.

The analog input  $(V_{IN})$  is converted to a 10-bit digital word (w) according to:

$$w = \frac{V_{IN}}{AV_{DD}} \times 1024$$

The bits of word (w) are returned in 2 bytes as follows:

	7	6	5	4	3	2	1	0
Return Byte 1	W7	w <sub>6</sub>	w <sub>5</sub>	w <sub>4</sub>	w <sub>3</sub>	W <sub>2</sub>	W <sub>1</sub>	w <sub>0</sub>
Return Byte 2	0	0	0	0	0	0	Wg	w <sub>8</sub>

### **5** Application

### 5.1 C-Bus Clock

Although this is specified as a 500kHz clock for compatibility with other C-BUS devices, the MX839 C-BUS will operate over a much wider range. Users should ensure that the C-BUS clock is at least 4 times slower than the crystal or external clock on Pin 2 of the MX839.

### 6 Performance Specification

#### 6.1 Electrical Performance

#### 6.1.1 Absolute Maximum Ratings

Exceeding these maximum ratings can result in damage to the device.

General	Notes	Min.	Max.	Units
Supply ( $V_{DD}$ - $V_{SS}$ ) (either AV <sub>DD</sub> or DV <sub>DD</sub> )		-0.3	7.0	V
Voltage on any pin to V <sub>SS</sub>		-0.3	V <sub>DD</sub> + 0.3	V
Current				
AV <sub>DD</sub>		-30	30	mA
DV <sub>DD</sub>		-30	30	mA
V <sub>SS</sub>		-30	30	mA
Any other pin		-20	20	mA
AV <sub>DD</sub> - DV <sub>DD</sub>	Note 1, 2	-100	100	mV
DW / P Package				
Total Allowable Power Dissipation at $T_{AMB} = 25^{\circ}C$			800	mW
Derating above 25°C			13	mW/°C above 25°C
Storage Temperature		-55	125	°C
Operating Temperature		-40	85	°C
DS Package				
Total Allowable Power Dissipation at $T_{AMB} = 25^{\circ}C$			550	mW
Derating above 25°C			9	mW/°C above 25°C
Storage Temperature		-55	125	°C
Operating Temperature		-40	85	°C

#### Note:

- 1. It is recommended that  $AV_{DD}$  be connected to  $DV_{DD}$  through a filter.
- 2. It is also recommended that  $AV_{DD}$  and  $DV_{DD}$  Voltages be tightly AC coupled to  $V_{SS}$  with a capacitor.

#### 6.1.2 Operating Limits

Correct operation of the device outside these limits is not implied.

	Min.	Max.	Units
Supply ( $V_{DD} - V_{SS}$ ) (either $AV_{DD}$ or $DV_{DD}$ )	3.0	5.5	V
Operating Temperature	-40	85	°C
Xtal Frequency	0.5	6.0	MHz

For the following conditions unless otherwise specified:  $AV_{DD} = DV_{DD} = V_{DD} = 3.3V$  to 5.0V,  $T_{AMB} = 25^{\circ}C$ 

DC Parameters    Image Number of Supply Voltage    Image Number of Supply Voltage    Image Number of Supply Voltage    Number of Supply Voltage    Numply Voltage    Numply Voltage		Notes	Min.	Тур.	Max.	Units
Supply Voltage    3.0    5.0    5.5    V      Supply Difference (AV <sub>DD</sub> - DV <sub>DD</sub> )    -100    -100    100    mV      Ibo    -100    -100    -100    -100    mV      Ibo    VDD = 5V    -100    -100    -100    µA      not powersaved    -100    -100    PV    PO      Input Logic '1'    -100    -100    PV    PO      Input Logic '0'    -100    -100    -100    µA      Input Logic '1'    -100    -100    PV    PO      Output Logic '1'    -100    -100    PV    PO      Output Logic '1' (Dµ = 120µA)    -000    -100    PV    PO      Output Logic '1' (Dµ = 360µA)    -100    8 or 10    Bit    100    µs      Interal DAC Se	DC Parameters					
Supply Difference (AV <sub>DD</sub> - DV <sub>DD</sub> )    -100    100    mV <sup>1</sup> bo    I    I    I    I    I      VDD = 5V    I    I    I    I    I      powersaved    I    4.5    7.0    mA      VDD = 3.3V    I    I    I    I    I      powersaved    I    2.5    4.0    mA      not powersaved    I    150    250    µA      not powersaved    I    150    250    µA      Input Logic '1'    70%    I    D    DVDD      Input Logic '0'    I    I    10    µA      Input Logic (0')    I    I    I    D    VDDD      Output Logic '1' (D <sub>H</sub> = 120µA)    90%    I    DVDD    DVDD      Dutput Logic (1' (D <sub>H</sub> = 120µA)    90%    I    DVDD      Dutput Logic (1' (D <sub>H</sub> = 120µA)    90%    I    D      Dutput Logic (1' (D <sub>H</sub> = 120µA)    90%    I    D <t< td=""><td>Supply Voltage</td><td></td><td>3.0</td><td>5.0</td><td>5.5</td><td>V</td></t<>	Supply Voltage		3.0	5.0	5.5	V
Ibp    Image    Image    Image    Image    Image      VpD = 5V    Image    I	Supply Difference (AV <sub>DD</sub> - DV <sub>DD</sub> )		-100		100	mV
V <sub>DD</sub> = 5V    Image    Image    Image    Image      powersaved    Image    250    400    µA      not powersaved    Image	I <sub>DD</sub>					
powersaved    250    400    μA      not powersaved    4.5    7.0    mA      Vpp = 3.3V    -    -    -      powersaved    150    250    μA      not powersaved    2.5    4.0    mA      'C-BUS' Interface    2.5    4.0    mA      Input Logic '1'    70%    DVpp    DVpp      Input Logic '0'    -    7.5    pF      Output Logic '1' (IoH = 120µA)    90%    DVpp    DVpp      Output Logic '1' (IoH = 120µA)    90%    DVpp    DVpD      Output Logic '0' (IoL = 360µA)    -    10%    DVpp      Output Logic '0' (IoL = 360µA)    -    10%    DVpD      Dutput Logic '0' (IoL = 360µA)    -    10%    DVpD      Dutput Logic '0' (IoL = 360µA)    -    10%    DVpD      Dutput Logic '0' (IoL = 360µA)    -    10%    DVpD      Dutput Logic '1' (IoH = 120µA)    90%    -    10%    BVpD      Dutput Logic '1' (IoH = 120µA)    90%    -	$V_{DD} = 5V$					
not powersaved     4.5    7.0    mAA      VpD = 3.3V	powersaved			250	400	μA
$V_{DD} = 3.3V$ Image    Image    Image      powersaved    Image    150    250    µA      not powersaved    Image    Image    Image    Image    Image      'C-BUS' Interface    Image    70%    Image    DV <sub>DD</sub> Input Logic '1'    70%    Image    DV <sub>DD</sub> Input Logic '1' (Image    1    1.0    µA      Input Logic '1' (Image    1    1.0    Image      Output Logic '1' (Image    1.0    1.0    µA      Input Logic '1' (Image    1.0    1.0    Image      Output Logic '1' (Image    1.0    0.0    DV <sub>DD</sub> Output Logic '1' (Image    1.0    1.0    DV <sub>DD</sub> Output Logic '1' (Image    1.0    1.0    DV <sub>DD</sub> Output Logic '1' (Image    1.0    1.0    DV <sub>DD</sub> Dutput Logic '1' (Image    1.0    1.0    Imagee      Image    1.0    1.0    1.0    Imagee      Image    1.0    1.0    1.0    1.0 </td <td>not powersaved</td> <td></td> <td></td> <td>4.5</td> <td>7.0</td> <td>mA</td>	not powersaved			4.5	7.0	mA
powersaved    Imput logic '1'    Imput logic '1	$V_{DD} = 3.3V$					
not powersaved    I.    2.5    4.0    mAA      'C-BUS' Interface    IC	powersaved			150	250	μA
'C-BUS' Interface    Input Logic '1'    Input Logic '1' and '0'    Input Logic '1'    Input Logic '1'    Input Logic '1'    Input Logic '1' and '0'    Input Logic '1' (Input = 120µA)    Input Logic '1' (Input = 260µA)    Input Logic '1' (Input = 260µA)    Input Logic '1' (Input = 360µA)    Input Logic '1'    Input Logic '1' (Input = 360µA)    Input Logic '1'    Input Logic '1' (Input = 360µA)    Input Logic '1' (Input = 360µA)    Input Logic '1' (Input = 360µA)    Input Logic '1'    Input Logic '1' (Input = 360µA)    Input Eastan      Output Logic '1' (Input = 100 Lingia Lingia Inno-linearity    Figure 4    7    Input = 300µA    Input = 30µA    Inpu	not powersaved			2.5	4.0	mA
Input Logic '1'    70%    Image    DV <sub>DD</sub> Input Logic '0'    Imput Lakage Current (Logic '1' and '0')    1.0    1.0 $\mu$ A      Input Lakage Current (Logic '1' and '0')    1.0    1.0 $\mu$ A      Input Capacitance    0    1.0 $\mu$ A      Output Logic '1' ( $l_{OH} = 120 \mu$ A)    90%    0    DV <sub>DD</sub> Output Logic '0' ( $l_{OL} = 360 \mu$ A)    0    0    DV    DV      DACs and Output Buffers (Guaranteed monotonic)    0    0    0    DV    DV      Un-loaded Performance    1    8 or 10    Bits    Bits      Integral non-linearity    Figure 4    7    1    10.0    μs      10 Bit mode    1    3.0    LSBs    10 Bit mode    1.0    LSBs      10 Bit mode    1    1.0    LSBs    1.0    LSBs      10 Bit mode    1    1.0    LSBs    1.0    LSBs      10 Bit mode    1    1.0    LSBs    1.0    LSBs      10 Bit mode    1    1.	'C-BUS' Interface					
Input Logic '0'    Input Logic '1' and '0'    Input Capacitance	Input Logic '1'		70%			$DV_DD$
Input Leakage Current (Logic '1' and '0')    -1.0    1.0    μA      Input Capacitance    -1.0    7.5    pF      Output Logic '1' (I <sub>OH</sub> = 120µA)    90%    100    DV <sub>DD</sub> Output Logic '1' (I <sub>OH</sub> = 120µA)    -1.0    10%    DV <sub>DD</sub> DACs and Output Buffers (Guaranteed monotonic)    -1.0    10%    DV <sub>DD</sub> DACs and Output Buffers (Guaranteed monotonic)    -1.0    10%    DV <sub>DD</sub> Un-loaded Performance    -    6    10.0    µs      Internal DAC Settling Time (to 0.5 lsb)    -    6    10.0    µs      Integral non-linearity    Figure 4    7    10.0    128      10 Bit mode    -    6    10.0    LSBs      10 Bit mode    -    1.0    LS	Input Logic '0'				30%	$DV_DD$
Input Capacitance    Imput Capacitance	Input Leakage Current (Logic '1' and '0')		-1.0		1.0	μA
Output Logic '1' (I <sub>OH</sub> = 120µA)    90%    Image: DV_DD      Output Logic '0' (I <sub>OL</sub> = 360µA)    Image: DV_DD    10%    DV_DD      DACs and Output Buffers (Guaranteed monotonic)    Image: DV_DD    Image: DV_DD    10%    DV_DD      DACs and Output Buffers (Guaranteed monotonic)    Image: DV_DD    Image: DV_DD    10%    DV_DD      Un-loaded Performance    Image: DV_DD    Image: DV_DD    Image: DV_DD    Image: DV_DD    Image: DV_DD      Resolution    Image: DV_DD    Image: DV_DD    Image: DV_DD    Image: DV_DD    Image: DV_DD      Integral non-linearity    Figure 4    7    Image: DV_DD    Image: DV_DD    Image: DV_DD      8 Bit mode    Image: DV_DD    Image: DV_DD    Image: DV_DD    Image: DV_DD    Image: DV_DD    Image: DV_DD      8 Bit mode    Image: DV_DD    Image: DV_DV_DV    Image: DV_DVV    Image: DV_DVV    Image: DV_DVV </td <td>Input Capacitance</td> <td></td> <td></td> <td></td> <td>7.5</td> <td>pF</td>	Input Capacitance				7.5	pF
Output Logic '0' (I <sub>DL</sub> = 360µA)    Integral 600 potential sector (I <sub>DL</sub> = 360µA)    Integral 000 potential non-linearity    Figure 4    7    Integral 000 potential non-linearity    Integral 000 potential non-linearity    Figure 4    7    Integral 000 potential non-linearity    ISBS      10 Bit mode    Integral non-linearity    Figure 3    6    Integral 000 potential non-linearity    ISBS      10 Bit mode    Integral non-linearity    Figure 3    6    Integral 1.0    ISBS      10 Bit mode    Integral non-linearity    Figure 3    6    Integral 1.0    ISBS      10 Bit mode    Integral non-linearity    Figure 3    6    Integral 1.0    ISBS      10 Bit mode    Integral non-linearity    Figure 3    Integral 1.0    IsBS    Integral 1.0	Output Logic '1' (I <sub>OH</sub> = 120µA)		90%			$DV_DD$
DACs and Output Buffers (Guaranteed monotonic)    Interval DACs and Output Buffers (Guaranteed monotonic)    Interval DAC Settling Time (to 0.5 lsb)    Int	Output Logic '0' (I <sub>OL</sub> = 360µA)				10%	$DV_DD$
Un-loaded Performance    Internal PAC Settling Time (to 0.5 lsb)    Internal DAC Settling Time (to 0.5 lsb)    Internal DAC Settling Time (to 0.5 lsb)    Integral non-linearity    Figure 4    7    Internal DAC Settling Time (to 0.5 lsb)    Integral non-linearity    Figure 4    7    Integral non-linearity    Figure 4    7    Integral non-linearity    Figure 3    6    Integral non-linearity    Issis      10 Bit mode    Figure 3    6    Integral non-linearity    Figure 3    Integral non-linearity    Integral non-linearity    Integral non-linearity    Integral non-linearity    Integral non	DACs and Output Buffers (Guaranteed monotonic)					
Resolution    8 or 10    Bits      Internal DAC Settling Time (to 0.5 lsb)    10.0    μs      Integral non-linearity    Figure 4    7    10.0    μs      8 Bit mode    7    10.0    μs    10.0    μs      10 Bit mode    10.0    10.0    μs    10.0    μs      10 Bit mode    10.0    10.0    LSBs    10.0    LSBs      Differential non-linearity    Figure 3    6    10.0    LSBs      10 Bit mode    10.0    LSBs    10.0    LSBs      10 Bit mode    10.0    1.0    LSBs      10 Bit mode    10.0    1.0    LSBs      Buffer Slew Rate (with 20pF load)    10.0    LSBs    10.0    LSBs      Buffer Output Resistance    10.0    10.0    Ω    Ω      Zero Error (For 0000 <sub>HEX</sub> code input)    -20    0    20    Ω      RMS Output Noise Voltage    1    10 $V$ Digital code = 3FF <sub>HEX</sub> 3    4.79	Un-loaded Performance					
Internal DAC Settling Time (to 0.5 lsb)    Image of the matrix    Figure 4    7    10.0    μs      Integral non-linearity    Figure 4    7    Image of the matrix    3.0    LSBs      8 Bit mode    Image of the matrix    Image of the matri	Resolution			8 or 10		Bits
Integral non-linearity    Figure 4    7         8 Bit mode    3.0    LSBs      10 Bit mode    5.0    LSBs      Differential non-linearity    Figure 3    6    -    -      8 Bit mode    1.0    LSBs    10 Bit mode    1.0    LSBs      Differential non-linearity    Figure 3    6    -    1.0    LSBs      8 Bit mode    1.0    LSBs    10 Bit mode    1.0    LSBs      10 Bit mode    1.0    LSBs    10 Bit mode    1.0    LSBs      Buffer Slew Rate (with 20pF load)    -    1.0    LSBs    10 Ω $V/µs$ Buffer Output Resistance    -    -    200    Ω    Ω      Zero Error (For 0000 <sub>HEX</sub> code input)    -20    0    20    mV      RMS Output Noise Voltage    1    10 $µV$ Loaded Performance    2    0    1    10 $µV$ Digital code = $3F_{HEX}$ 10 Bit    3    4.79    V    V <td>Internal DAC Settling Time (to 0.5 lsb)</td> <td></td> <td></td> <td></td> <td>10.0</td> <td>μs</td>	Internal DAC Settling Time (to 0.5 lsb)				10.0	μs
8 Bit mode  3.0  LSBs    10 Bit mode  5.0  LSBs    Differential non-linearity  Figure 3  6	Integral non-linearity Figure 4	7				
10 Bit mode   5.0  LSBs    Differential non-linearity  Figure 3  6      8 Bit mode   1.0  LSBs    10 Bit mode   1.0  LSBs    10 Bit mode   1.0  LSBs    10 Bit mode    1.0  LSBs    Buffer Slew Rate (with 20pF load)    TBD  V/µs    Buffer Output Resistance    200  Ω    Zero Error (For 0000 <sub>HEX</sub> code input)   -20  0  20  mV    RMS Output Noise Voltage  1  10       Dutput voltage with 5kΩ resistive load to ground        Digital code = $3FF_{HEX}$ 3  4.79       Digital code = $30_{HEX}$ , 8 Bit  3  2.495   V    Digital code = $80_{HEX}$ , 8 Bit  3  2.495   V    Digital code = $000_{HEX}$ 8       Digital code	8 Bit mode				3.0	LSBs
Differential non-linearityFigure 368 Bit mode1.0LSBs10 Bit mode1.0LSBsBuffer Slew Rate (with 20pF load)111.0LSBsBuffer Output Resistance11200 $\Omega$ Zero Error (For 0000 <sub>HEX</sub> code input)-20020mVRMS Output Noise Voltage110 $\mu$ V $\nu$ Loaded Performance2110 $\nu$ Digital code = 3FF <sub>HEX</sub> 34.79V $V$ Digital code = 200 <sub>HEX</sub> , 10 Bit32.495VDigital code = 80 <sub>HEX</sub> , 8 Bit32.495VOutput voltage with 5kΩ resistive load to V <sub>DD</sub> 32.495VDigital code = 000 <sub>HEX</sub> 32.495VDigital code = 000 <sub>HEX</sub> 32.00mVMinimum Resistive Load41.0kΩ	10 Bit mode				5.0	LSBs
8 Bit mode1.0LSBs10 Bit mode1.0LSBsBuffer Slew Rate (with 20pF load)TBDV/μsBuffer Output Resistance200 $\Omega$ Zero Error (For 0000 <sub>HEX</sub> code input)-20020mVRMS Output Noise Voltage110 $\mu$ VLoaded Performance2Output voltage with 5kΩ resistive load to groundDigital code = 3FF <sub>HEX</sub> 34.79VVDigital code = 30HEX, 10 Bit32.495VVDigital code = 80HEX, 8 Bit32.495VVDigital code = 000 <sub>HEX</sub> 0V0Digital code = 000 <sub>HEX</sub> 0V32.495VMinimum Resistive Load41.0kΩkΩ	Differential non-linearity Figure 3	6				
10 Bit mode1.0LSBsBuffer Slew Rate (with 20pF load)TBDV/μsBuffer Output Resistance200 $\Omega$ Zero Error (For 0000 <sub>HEX</sub> code input)-20020mVRMS Output Noise Voltage110 $\mu$ VLoaded Performance2Output voltage with 5kΩ resistive load to groundDigital code = 3FF <sub>HEX</sub> 34.79VVDigital code = 200 <sub>HEX</sub> , 10 Bit32.495VVOutput voltage with 5kΩ resistive load to V <sub>DD</sub> Digital code = 80 <sub>HEX</sub> , 8 Bit32.495VVDigital code = 000 <sub>HEX</sub> 0VDigital code = 000 <sub>HEX</sub> 0V32.495VVMinimum Resistive Load41.0kΩkΩ	8 Bit mode				1.0	LSBs
Buffer Slew Rate (with 20pF load)TBDV/μsBuffer Output Resistance200 $\Omega$ Zero Error (For 0000 <sub>HEX</sub> code input)-20020mVRMS Output Noise Voltage110 $\mu$ VLoaded Performance2Output voltage with 5kΩ resistive load to groundDigital code = 3FF <sub>HEX</sub> 34.79VVDigital code = $30_{HEX}$ , 10 Bit32.495VVOutput voltage with 5kΩ resistive load to V <sub>DD</sub> VDigital code = $80_{HEX}$ , 8 Bit32.495VVDigital code = $000_{HEX}$ 0 V <sub>DD</sub> Digital code = $000_{HEX}$ 200mVMinimum Resistive Load41.041.0kΩ-	10 Bit mode				1.0	LSBs
Buffer Output Resistance200ΩZero Error (For 0000 <sub>HEX</sub> code input)-20020mVRMS Output Noise Voltage110 $\mu$ VLoaded Performance2Output voltage with 5kΩ resistive load to ground-110VDigital code = 3FF <sub>HEX</sub> 34.79-VDigital code = 200 <sub>HEX</sub> , 10 Bit32.495VOutput voltage with 5kΩ resistive load to V <sub>DD</sub> 32.495VDigital code = 80 <sub>HEX</sub> , 8 Bit32.495VOutput voltage with 5kΩ resistive load to V <sub>DD</sub> Digital code = 000 <sub>HEX</sub> 0Minimum Resistive Load41.0kΩ	Buffer Slew Rate (with 20pF load)				TBD	V/µs
Zero Error (For 0000 <sub>HEX</sub> code input)-20020mVRMS Output Noise Voltage110 $\mu$ VLoaded Performance2Output voltage with 5kΩ resistive load to ground2Digital code = 3FF <sub>HEX</sub> 34.79-VDigital code = 200 <sub>HEX</sub> , 10 Bit32.495VDigital code = 80 <sub>HEX</sub> , 8 Bit32.495VOutput voltage with 5kΩ resistive load to V <sub>DD</sub> Digital code = 000 <sub>HEX</sub> 0VMinimum Resistive Load41.0KΩkΩ	Buffer Output Resistance				200	Ω
RMS Output Noise Voltage110 $\mu V$ Loaded Performance2Output voltage with 5kΩ resistive load to groundDigital code = 3FF <sub>HEX</sub> 34.79-VDigital code = 200 <sub>HEX</sub> , 10 Bit32.495VDigital code = 80 <sub>HEX</sub> , 8 Bit32.495VOutput voltage with 5kΩ resistive load to V <sub>DD</sub> Digital code = 000 <sub>HEX</sub> 0Digital code = 000 <sub>HEX</sub> 41.0kΩ	Zero Error (For 0000 <sub>HEX</sub> code input)		-20	0	20	mV
Loaded Performance2Output voltage with 5kΩ resistive load to ground </td <td>RMS Output Noise Voltage</td> <td>1</td> <td></td> <td>10</td> <td></td> <td>μV</td>	RMS Output Noise Voltage	1		10		μV
Output voltage with $5k\Omega$ resistive load to groundImage: mathematical systemImage: mathematical systemDigital code = $3FF_{HEX}$ 34.79VDigital code = $200_{HEX}$ , 10 Bit32.495VDigital code = $80_{HEX}$ , 8 Bit32.495VOutput voltage with $5k\Omega$ resistive load to $V_{DD}$ Image: mathematical system32.495Digital code = $000_{HEX}$ 0Image: mathematical system1.0Image: mathematical systemMinimum Resistive Load41.0Image: kglkQ	Loaded Performance	2				
Digital code = $3FF_{HEX}$ 34.79VDigital code = $200_{HEX}$ , 10 Bit32.495VDigital code = $80_{HEX}$ , 8 Bit32.495VOutput voltage with $5k\Omega$ resistive load to $V_{DD}$	Output voltage with $5k\Omega$ resistive load to ground					
Digital code = $200_{HEX}$ , 10 Bit32.495VDigital code = $80_{HEX}$ , 8 Bit32.495VOutput voltage with $5k\Omega$ resistive load to $V_{DD}$ Digital code = $000_{HEX}$ 3-200mVMinimum Resistive Load41.0-k $\Omega$	Digital code = 3FF <sub>HEX</sub>	3	4.79			V
Digital code = $80_{HEX}$ , 8 Bit32.495VOutput voltage with $5k\Omega$ resistive load to $V_{DD}$ Digital code = $000_{HEX}$ 3-200mVMinimum Resistive Load41.0-k $\Omega$	Digital code = 200 <sub>HEX</sub> , 10 Bit	3		2.495		V
Output voltage with $5k\Omega$ resistive load to $V_{DD}$ Image: Constraint of the second sec	Digital code = 80 <sub>HEX</sub> , 8 Bit	3		2.495		V
Digital code = 000 <sub>HEX</sub> 3    200    mV      Minimum Resistive Load    4    1.0    kΩ	Output voltage with $5k\Omega$ resistive load to V <sub>DD</sub>					
Minimum Resistive Load    4    1.0    kΩ	Digital code = 000 <sub>HEX</sub>	3			200	mV
	Minimum Resistive Load	4	1.0			kΩ

15

		Notes	Min.	Тур.	Max.	Units
A/Ds and Multiplexed Inputs (Guaranteed monotonic)						
Resolution				10		Bits
Input signal 'linear rate of change' $V_{DD} = 3.3V$ , and $f_{A/D\_CLK} = 1MHz$	For 1 Bit error				0.27	mV/µs
Conversion Time	$f_{A/D\_CLK} = 1MHz$			12		μs
Integral non-linearity	Figure 4	7			2.0	LSBs
Differential non-linearity	Figure 3	6			1.0	
Zero error			-20		20	mV
A/D Clock Frequency (f <sub>A/D_CLK</sub> )				1.0	TBD	MHz
Input Capacitance				TBD		pF
Variable Attenuators						
Nominal Adjustment Range						
MOD1 Attenuator			0		12.0	dB
MOD2 Attenuator			0		6.0	dB
Attenuation Accuracy			-1.0		1.0	dB
Step Size						
MOD1			0.2	0.4	0.6	dB
MOD2			0.1	0.2	0.3	dB
Output Impedance		5		600		Ω
Bandwidth (-3dB)				100		kHz
Input Impedance				15		kΩ
Magnitude Comparators and Interrupt Request						
Resolution				8		Bits
Output Logic '0' at $\overline{IRQ}$ (I <sub>OL</sub> = 360µA and pull-up resistor R2 = 22k $\Omega$ ± 10% to DV <sub>DD</sub> )					10%	DV <sub>DD</sub>
'Off' State Leakage Current at IRQ	$V_{OUT} = DV_{DD}$				10	μA
Xtal/Clock Input						
Frequency Range		8	0.5		6.0	MHz
'High' pulse width			40			ns
'Low' pulse width			40			ns
Input Impedance (at 100Hz)				10		MΩ
Gain (input = 1mV <sub>RMS</sub> at 100Hz)				20		dB

#### **Operating Characteristics Notes:**

- 1. Measured over a 0 to 30kHz Band.
- The extremes of the DAC output range (when resistively loaded) is affected by the output impedance of the DAC buffer. Under these conditions, the output impedance can approach 200Ω. However; when the output is operating well within the supply; the output impedance will be significantly lower, thereby improving the loaded performance.
- 3.  $R_{LOAD} = 5k\Omega AV_{DD} = 5.0V.$
- 4. Loads less than  $1k\Omega$  will produce output distortion.
- 5. Small signal impedance, at AV\_{DD} = 5V and T\_{AMB} = 25^{\circ}C.
- 6. Differential non-linearity is defined as the difference in width between adjacent code midpoints and the width of an ideal LSB, divided by the width of an ideal LSB. See Figure 3.
- 7. Integral non-linearity is defined as the width difference between an actual code midpoint and the line of best fit through all code midpoints, divided by the width of an ideal LSB. See Figure 4.
- 6MHz operation at V<sub>DD</sub> = 5.0V only. The 'C-BUS' clock must be at lest 4 times slower than the XTAL/CLOCK frequency.



Figure 3: Differential Non-Linearity of a D/A Converter



Figure 4: Integral Non-Linearity of a D/A Converter

#### 6.1.4 Timing

For the following conditions unless otherwise specified:  $DV_{DD} = 3.3V$  to 5.0V,  $T_{AMB} = 25^{\circ}C$ 

	Parameter	Min.	Тур.	Max.	Units
t <sub>CSE</sub>	"CS-Enable to Clock-High"	2.0			μs
t <sub>CSH</sub>	Last "Clock-High to CS-High"	4.0			μs
t <sub>HIZ</sub>	"CS-High to Reply Output 3-state"			2.0	μs
tCSOFF	"CS-High" Time between transactions	2.0			μs
t <sub>NXT</sub>	"Inter-Byte" Time	4.0			μs
t <sub>CK</sub>	"Clock-Cycle" time	2.0			μs



Figure 5: 'C-BUS' Timing

#### **Timing Notes:**

- 1. Depending on the command, 1 or 2 bytes of COMMAND DATA are transmitted to the peripheral MSB (Bit 7) first, LSB (Bit 0) last. REPLY DATA is read from the peripheral MSB (Bit 7) first, LSB (Bit 0) last.
- 2. Data is clocked into and out of the peripheral on the rising SERIAL CLOCK edge.
- 3. Loaded commands are acted upon at the end of each command.
- 4. To allow for differing  $\mu$ C serial interface formats 'C-BUS' compatible ICs are able to work with either polarity SERIAL CLOCK pulses.

© 1998 MX•COM Inc. www.mxcom.com Tele: 800 638-5577 336 744-5050 Fax: 336 744-5054 Doc. # 20480164.002 4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA All trademarks and service marks are held by their respective companies.

### 6.2 Packaging



Figure 6: 24-pin SOIC Mechanical Outline: Order as part no. MX839DW



Figure 7: 24-pin SSOP Mechanical Outline: Order as part no. MX839DS



Figure 8: 24-pin PDIP Mechanical Outline: Order as part no. MX839P